Yıl 2018, Cilt 5, Sayı 1, Sayfalar 44 - 55 2018-04-05

Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction

Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction

Daniel Katz Bonello [1] , Yuzo Iano [2] , Umberto Bonello Neto [3]

158 63

With the constant demand of automotive industries for embedded electronic devices in order to employ them in vehicles that needs constant monitoring and management of their energy systems, analog voltmeters stands out in this kind of application by their measurement efficiency and driver’s assistance. This electronic device is often used for variable’s controlling in fields where requires total measurement preciosion, such as: automotive ebedded systems,  process control, electrical machenary testing, electronic diagnosis and so on. The current work was designed to the development of an analog voltmeter PCB’s design layout based on DFMEA (Design Failure Mode and Effects Analysis) methodology, to avoid potential failures during design conception. The confection process of those PCB’s layouts begins with the analysis of two original circuits in AutoCAD, where the main problem verifyed was the alterations to be done in the circuits due the layer’s distribution scenario. This problem was solved through SMT components re-adjustment applying DFMEA methodology. In the application of this meyhodology, the percentage of  potential failures was about to 61% to the first circuit and 38% to the second circuit. This results idicates that the application of DFMEA in PCB’s design layout is highly efficient to detect, identify and classify the risk and severity of potential failures during the project development.              

Keywords- Vehicle electronics, embedded systems, DFMEA, PCB design, instrumentation, failure reduction

Vehicle electronics, embedded systems, DFMEA, PCB design, instrumentation
  • [1] F239 – Física Experimental III, “Instrumentos de medida elétrica,” Institúto de Física Gleb Wataghin – UNICAMP.
  • [2] D. K. Bonello, “Relatório de Estágio de Curso Técnico de Mecatrônica,” Colégio Politécnico Bento Quirino, 2011.
  • [3] A. Santana and M. Massarani, “Engenharia do valor associada ao DFMEA no desenvolvimento do produto,” Society of Automotive Engineers Inc, 2005.
  • [4] P. Theo and K. Case, “Failure modes and effects analysis through knowledge modelling,” Journal of Materials Processing Technology, pp.253-260.
  • [5] S.H. Teng and S.Y. Ho, “Failure mode and effects analysis,” International Journal of Quality & Reliability Management, vol. 13, pp.8-26, no.5.
  • [6] FMEA – Third Edition, “Potential failure mode and effects analysis,” DaimlerChrysler Corporation, Ford Motor Company, General Motors Corporation, 2001.
  • [7] FMEA Handbook, “Failure mode and effects analysis – version 4.1,” Ford Motor Company, 2004.
  • [8] Md. Imran Hossain Jony and Md. Moshiur Rahman, “Construction of microcontroller based digital voltmeter,” International Journal of Science and Research (IJSR), vol. 3, pp.1-4, no.1.
  • [9] S. Clodoaldo, “Aplicações com o circuito integrado LM3914,” Clube da Eletrônica, 2006. Avaliable at: http://www.clubedaeletronica.com.br.
  • [10] B. Newton C., “Produtos/componentes: código para resistores SMD,” Saber Eletrônica, 2008. Avaliable at: http://www.sabereletronica.com.br/secoes/leitura/658.
  • [11] B. Newton C., “Projetos/manutenção: retrabalho de componentes SMD,” Saber Eletrônica, 2008. Avaliable at: http://www.sabereletronica.com.br/secoes/leitura/1292.
Birincil Dil en
Konular Mühendislik (Genel)
Dergi Bölümü Research Article
Yazarlar

Yazar: Daniel Katz Bonello (Sorumlu Yazar)
Kurum: University of Campinas
Ülke: Brazil


Yazar: Yuzo Iano
Kurum: University of Campinas
Ülke: Brazil


Yazar: Umberto Bonello Neto
Kurum: University of Campinas
Ülke: Brazil


Bibtex @araştırma makalesi { ijeat409405, journal = {International Journal of Energy Applications and Technologies}, issn = {}, eissn = {2548-060X}, address = {Dr. İlker Örs}, year = {2018}, volume = {5}, pages = {44 - 55}, doi = {10.31593/ijeat.409405}, title = {Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction}, key = {cite}, author = {Iano, Yuzo and Neto, Umberto and Bonello, Daniel} }
APA Bonello, D , Iano, Y , Neto, U . (2018). Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction. International Journal of Energy Applications and Technologies, 5 (1), 44-55. DOI: 10.31593/ijeat.409405
MLA Bonello, D , Iano, Y , Neto, U . "Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction". International Journal of Energy Applications and Technologies 5 (2018): 44-55 <http://dergipark.gov.tr/ijeat/issue/36457/409405>
Chicago Bonello, D , Iano, Y , Neto, U . "Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction". International Journal of Energy Applications and Technologies 5 (2018): 44-55
RIS TY - JOUR T1 - Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction AU - Daniel Katz Bonello , Yuzo Iano , Umberto Bonello Neto Y1 - 2018 PY - 2018 N1 - doi: 10.31593/ijeat.409405 DO - 10.31593/ijeat.409405 T2 - International Journal of Energy Applications and Technologies JF - Journal JO - JOR SP - 44 EP - 55 VL - 5 IS - 1 SN - -2548-060X M3 - doi: 10.31593/ijeat.409405 UR - http://dx.doi.org/10.31593/ijeat.409405 Y2 - 2018 ER -
EndNote %0 International Journal of Energy Applications and Technologies Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction %A Daniel Katz Bonello , Yuzo Iano , Umberto Bonello Neto %T Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction %D 2018 %J International Journal of Energy Applications and Technologies %P -2548-060X %V 5 %N 1 %R doi: 10.31593/ijeat.409405 %U 10.31593/ijeat.409405
ISNAD Bonello, Daniel , Iano, Yuzo , Neto, Umberto . "Proposal of an analog voltmeter PCB’s design layout based on DFMEA methodology for failure reduction". International Journal of Energy Applications and Technologies 5 / 1 (Nisan 2018): 44-55. http://dx.doi.org/10.31593/ijeat.409405